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Charge noise can be detrimental to the operation of quantum dot (QD) based semiconductor qubits. We study
the low-frequency charge noise by charge offset drift measurements for Si-MOS devices with intentionally
implanted donors near the QDs. We show that the MOS system exhibits non-equilibrium drift characteristics
in the form of transients and discrete jumps that are not dependent on the properties of the donor implants.
The equilibrium charge noise indicates a 1/f noise dependence, and a noise strength as low as 1 µeV/
√
Hz,
comparable to that reported in more model GaAs and Si/SiGe systems (which have also not been implanted).
We demonstrate that implanted qubits, therefore, can be fabricated without detrimental effects on long-term
drift or 1/f noise.
For semiconductor quantum dot (QD) based qubits,
charge noise has been identified as a critical parameter
influencing the fidelity of the qubit1. Measurements in-
dicate that the noise is 1/f -like, which results in a quasi-
static dephasing signature, where the low-frequency noise
components (with respect to the qubit operations) domi-
nate the dephasing2,3. We explore the impact of implant-
ing donors near the active QD regime of Si-SiO2 devices
on the strength of the low frequency charge noise. In par-
ticular, we measure the charge offset drift Q0, which has
its biggest impact on the possible integration of devices4.
Previous studies have shown an order of magnitude re-
duction in Q0 for a Si-SiO2 MOS system compared to
dielectric stacks that include AlOx (present with Al top
gates)4,5. However, the influence of donors in QD sys-
tems has not been studied. The process of donor im-
plants is necessary for donor-based qubits, which have
recently demonstrated extremely long coherence times6.
The QD qubit motivating this work is a QD-donor dou-
ble well system operated in a two-electron singlet triplet
scheme7,8. This hybrid system has the potential to pro-
vide very long coherence times, as have been shown in
single donor qubits. In addition, searching for the elu-
sive donor-donor coupling9 is bypassed by the tunability
of the QD-donor coupling. Due to the statistical strag-
gle of donor implantation, the exact location of a donor
can be estimated to within only tens of nanometers, so
more donors than are necessary are implanted to ensure
that a donor is placed in a target zone10,11. We study
the effects of various quantities of implanted donors on
the low frequency charge noise and show that, for certain
devices, the process of implanting donors does not affect
the charge noise.
Long-term drift was measured for six devices. The sil-
icon source material and devices were all fabricated at
Sandia National Labs, with minimal differences in the
process flow12 (fabrication details in Appendix A). Two
of the devices have isotopically enriched 28Si substrates,
while the other four are naturally abundant silicon. The
material stack consists of the Si substrate, a 35 nm SiO2
gate oxide, and a 200 nm poly-Si gate. The poly-Si layer
is patterned with one of the geometries shown in Fig-
FIG. 1. (a) Scanning electron micrographs of the three de-
vice designs measured. The light gray are the poly-Si gates,
and the yellow regions are where donors are implanted. (b)
Simulated electron density (red regions) for each of the de-
vices. The lower half of the device is turned on for MGW and
GW-SWAG, while for MSWAG both the lower QD and upper
charge sensor are on.
ure 1(a), where each device is capable of forming two
QDs, one in the lower half of the device and one in the
upper half. Simulations of the electron density for actual
operating voltages are shown in Fig. 1(b) to highlight the
differences in QD sizes and proximity to the implanted
donors. Next, some devices received donor implants con-
fined near the QD regions by a pattern mask (yellow
boxes). Both 120 keV Sb and 45 keV P ions were stud-
ied, which have similar target depths of 28 nm, but the
Sb implants have a narrower straggle (18 nm compared
to 25 nm). The total number of donors implanted differs
between the devices due to a difference in both the im-
plant fluence and the implant window size. In addition,
the location of the implant differs between devices, with
some devices having the implants around the QD being
studied, while other devices have implants on the other
half of the device around the inactive QD. Table I pro-
vides the parameters for each of the devices studied. For
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2the number of implanted donors, we distinguish between
the number of donors implanted near the active QD from
donors implanted near the inactive QD (in parentheses).
All implanted devices received an activation anneal, while
all devices received an identical post-fabrication forming
gas anneal.
To measure the long-term drift characteristics of our
devices, a QD is tuned up in the lower half of the device.
For Devices DC and DD, the upper QD is also present,
but the drift is only measured on the lower QD. The
simulated electron densities of the devices during opera-
tion are displayed in Fig. 1(b). The relative position of
the QD chemical potential at fixed charge occupation is
measured either through the transport Coulomb block-
ade signature in the lower QD, or it is measured by the
charge sensed response of the upper QD. The functional
form of the transport measurement depends on the ratio
EC/kBT . For values less than 5, the Coulomb blockade
is not robust, and the data is approximated by a sine
function4, where
I(V, t) = I0 + I1V +A sin[2pi(C/e)(V + ∆V (t))]. (1)
Here, V is the gate voltage applied, and C is the capac-
itance of the gate to the QD. In this region, the con-
ductance has contributions from the quantum Coulomb
blockade effect and the classical transistor turn on, the
latter of which is approximated by a linear voltage re-
sponse to the small voltage swings applied. The chemical
potential position is assigned to the phase ∆V (t) of the
sine fit. For values of EC/kBT & 5, where EC is the QD
charging energy, the Coulomb blockade is robust and the
conductance goes to zero. The data is fit to13
I(V, t) = A cosh−2[B(V + ∆V (t))]. (2)
The chemical potential is defined by the peak center.
For the charge sensing measurement, the chemical po-
tential is extracted by a fit to the center of a Fermi-Dirac
distribution14
I(V, t) = I0 + I1V +
A
1 + exp[B(V + ∆V (t))]
. (3)
A linear background approximating the direct charge sen-
sor response to the gate is included. Examples of all
three types of data are presented in Fig. 2(a). The mea-
surement is repeated approximately every 10 minutes for
multiple days to track changes in the position of the QD
chemical potential. The traces in Fig. 2(a) are offset for
clarity with each scan separated by a day, with later scans
on the top.
The extracted voltage shifts ∆V (t) are device and
geometry specific, and are converted to charge offset
drift. For many-electron QDs, the regular period of the
Coulomb blockade peaks indicates the voltage required
to change the QD occupation by one electron, and so the
QD chemical potential position can be expressed in units
of charge, where ∆Q0(t) = e∆VN (t)/(VN+1 − VN ), with
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FIG. 2. (a) Example fits to the chemical potential position for
electron transport measurements (left, Eq. 1; middle, Eq. 2),
and for charge sensed measurements (right, Eq. 3). Traces
are taken a day apart, and horizontal shifts represent ∆V (t).
(b-g) Charge offset drift for devices DA-DF. Occurrences of
transient relaxation due to thermal shock () and external
shocks to the measurement apparatus () as well as discrete
charge redistributions (F) are annotated. Regions where local
fluctuations of charges dominate are highlighted yellow, and
are where σ0 is measured.
3Device DA DB DCa DDa DE DF
Geometry GWSWAG GWSWAG MSWAG MGW MGW MGW
Implant donor - - P P Sb Sb
Implant energy (keV) - - 45 45 120 120
Implant Fluence(1011cm−2) - - 4 8 4 4
Anneal (◦C) - - 1000 900 900 900
Number of donors 0 0 27 (13) 60 (60) 45 (0) 0 (45)
Substrate Resistivity (Ωcm) > 104 > 104 > 104b > 104b > 104 > 104
T (K) 4.1 4.1 0.2 0.2 2.3 2.3
σ0 (µeV) 40± 15 70 4 - 9± 3 12± 4
eσ0/EC (10
−3e) 15 15 0.5 - 9 12
τtr (hr) 6 11, 3.3 - - 17 > 30
β 2.65± 0.24 1.29± 0.12 1.07± 0.13 - 0.85± .015 0.89± 0.18√
σβ (µeV ) - 7± 3 1± 0.6 - 7± 4 5± 3
a 28Si device
b Resistivity of natural silicon substrate. The resistivity of the 28Si epi-layer is not measured
TABLE I. Compilation of device parameters. The number of implanted donors is separated into donors near the measured
SET and, in parentheses, donors on the opposite device of the SET. Measurements performed at the indicated temperature
exhibited a standard deviation in the chemical potential drift and charge offset drift of σ0 and eσ0/EC , respectively. For devices
where the lever arm was not measured, bounds for σ0 are estimated from values of the charging energy measured for other
devices with identical geometries. For instances where a transient drift can be fit to an exponential, the decay paramter τtr is
reported. The exponent of the spectral density β and the noise strength
√
σβ at 1 Hz are provided.
N the QD occupation4. Figures 2(b-g) show the long-
term charge offset drift for each of the devices. It is also
useful to convert the charge offset drift to a chemical po-
tential drift, which is important for relating the noise to
qubit performance. If the gate lever arm α is known, the
chemical potential drift is simply ∆µ0(t) = −α∆VN (t),
where α has units of eV/V. The two can be related by
∆µ0 = −(EC/e)∆Q0. For instances where α is accu-
rately known, the chemical potential drift is indicated on
the right axes (note negative sign).
In the context of qubit dephasing, the charge noise
is best denoted in units of energy, which directly de-
scribes the fluctuations of the QD energy levels induced
by nearby charge noise. Experiments measuring the
charge noise by qubit dephasing typically observe quasi-
static values from 1-10 µeV2,3. In addition to qubit gate
fidelity, low-frequency charge noise can also affect the
qubit readout fidelity. To read out the qubit state, many
schemes utilize a single electron transistor (SET) to de-
tect the charge state of the QD, which can infer the qubit
state14. Low-frequency charge noise can modify the read-
out sensitivity and require frequent calibrations of the
read-out circuit. The maximum sensitivity of the SET
is often constrained by the limiting energy scale in SET
(i.e. the electron temperature or bias voltage), and is
typically < 100 µeV. This scale sets a maximum amount
of low frequency drift that can be tolerated before the
read-out circuit needs to be retuned. For this applica-
tion, describing the charge noise in units of energy allows
direct comparison to the energy scales of the read-out
circuit. The same is true for devices that use a quantum
point contact for the read-out electrometer15.
On the other hand, the low-frequency charge noise
has been described by the charge offset drift parame-
ter, which extracts the capacitively-coupled displacement
charge induced on the SET by the environmental charge
noise4,5. This quantity is appropriate when the read-out
SET is tuned such that the Coulomb blockade is quasi-
sinusoidal, which happens when kBT ∼ EC/5 and when
the SET tunnel barriers are tuned to be open. Here EC
is the SET charging energy. Previous measurements op-
erated in this regime. The benefit of reporting the charge
offset drift over the energy drift in a QD device is that
it may provide a better figure of merit in comparing the
noise between different devices or materials. The charge
offset drift is defined as Q0(t) = −e/CΣ
∑
i Cm,i(t),
where Cm,i(t) is the time dependent mutual capacitance
of a fluctuating charge i and CΣ = e
2/EC is the total ca-
pacitance of the QD. The origin of the fluctuating charges
i here is not important, and may include charges in the
gate, in the oxide, or in the substrate. The energy drift
is defined as µ0(t) = −Q0(t)EC/e = (e/CΣ)2
∑
i Cm,i(t).
To first order, both Cm and CΣ scale with the QD size,
which makes Q0(t) insensitive to changes in the geometry
of the QD. This suggests that Q0(t) is a better quantity
to compare the external charge noise between different
devices.
To summarize, we suggest that expressing the charge
offset drift in energy units is particularly useful in the
contexts of i) dephasing in qubits and/or ii) read-out with
a SET or point contact that has a cusp-like response,
where the width of the cusp is set by an energy scale.
In addition, units of energy will provide a natural com-
parison between charge noise and other mechanisms that
4can coupled to the qubit system, such as phonons16. We
suggest that expressing the drift in charge units is useful
in discussing i) digital integration of multiple qubits and
ii) comparing the behavior of different devices, especially
from different groups.
The characteristics of the drift observed (Fig. 2) in the
devices can be separated into three categories.
1. A transient relaxation. This can occur after a ther-
mal shock such as a cooldown. Measurements were
performed within a few hours of cooldown for de-
vices DA, DE, and DF, and the chemical potential
position initially follows a quasi-exponential relax-
ation until the saturation after about 2 days. Re-
gions of thermally induced transients are indicated
by (). Transient relaxation also occurs after a
non-equilibrium charge reconfiguration due to an
external voltage shock. This is evident in device
DB where the spikes observed at hours 24, 48, and
72 were induced by work being performed near the
cryostat. Device DE has two shock events as well.
The relaxation here is also on the order of a day.
Electrostatically induced transients are indicated
by ().
2. Isolated discrete jumps. Reconfiguration of isolated
charges in the device can induce a chemical poten-
tial shift with no subsequent relaxation. Two such
events are visible in device DB at hours 75 and 110.
Devices DC, DE, and DR also display this behav-
ior, which are indicated by (F).
3. Local fluctuations about a stable mean value are
present in all measurements and originate from the
charge noise induced by remote charge reconfigura-
tions and gate noise. Examples of these are high-
lighted in the figure. The size and spectrum of these
local fluctuations measure the intrinsic equilibrium
charge noise of the system. For device DA, there
exists a dominant slow two-level-fluctuator, while
the equilibrium fluctuations for the other devices
are on faster time scales.
Device DD shows significantly different behavior than the
others, with a slow, non-monotonic drift dominating the
charge offset measurement. This device will be excluded
in the following discussion and revisited at the end.
Before discussing these results in detail, we wish to put
the charge offset drift in the context of previous measure-
ments. As discussed above, the charge offset drift is an
important feature for the prospect of integration of sin-
gle electron devices in general, and has been measured
in a variety of devices4,17. In particular, the general ob-
servation has been that phenomena such as the transient
relaxation and slow, non-monotonic drift have not been
observed in all-Si devices fabricated from silicon on insu-
lator (SOI) substrates, which have demonstrated back-
ground levels of drift of eσ0/Ec . 0.03 e. Here σ0 is
the standard deviation of ∆µ0(t). We note that infre-
quent discrete shifts have been observed. Si devices with
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FIG. 3. (a) Qualitative electric field profile near the QD. In
region A (yellow) the electric fields point away from the QD,
which in region B (orange) the electric fields point toward
the QD. (b) The standard deviation of the local chemical
potential fluctuations as a function of electron temperature.
aluminum gates have shown non-monotonic drift5, with
eσ0/Ec ≈ 0.15 e; while devices based on Al/AlOx/Al tun-
nel junctions have large instabilities with non-monotonic
drift, transient relaxation, and frequent discrete shifts,
with overall fluctuations eσ0/Ec > 1 e. These observa-
tions have been interpreted as suggesting that the general
behavior and magnitude of the charge offset drift depends
on the quality of the insulators surrounding the quantum
dot.
However, our observations in all-Si devices with bulk
Si substrates, as shown in Fig. 2, of transient relaxation
and (in one case) slow, non-monotonic behavior, show
different behavior than those previous results in all-Si
SOI-based devices. Both all-Si architectures exhibit in-
frequent discrete shifts, which are often correlated with
external impulses on the measurement apparatus. It is
apparent from this difference that the previous general
conclusion that the charge offset drift depends only on
the materials quality of the nearby insulators is insuffi-
cient, and that the device architecture may also play a
role. We now proceed to discuss the transient relaxation,
discrete shifts, and local fluctuations in our devices. The
results are summarized in Table I.
Transient Relaxation: For the transient relaxation
present, the direction of the relaxation is the same in all
devices. The transient decay time τtr for the relaxation,
computed by an exponential fit e−t/τtr , is found to be
between 3 and 17 hours for the 3 instances. Both devices
DE and DF have an instance of a longer relaxation of
> 30 hours, but do not reliably fit an exponential form.
All devices were measured in different cryostats and have
different donor implant parameters, suggesting an intrin-
sic origin of the transient behavior. Notably, devices DA
and DB had no donor implants, while device DE was im-
planted, indicating that the addition of donors near the
QD does not affect the transient behavior. In all cases,
the relaxation lowers the chemical potential of the QD.
This can occur when negative (positive) charges migrate
away from (toward) the QD, requiring the electric field
point towards the QD (region B in Fig. 3(a)). In our
lithographic devices, the confining lateral electric fields
5point away from the QD at the interface (region A in
Fig. 3(a)), ruling out the reorientation of slow interface
traps. We offer two hypotheses for the transient relax-
ation.
• In the SiO2, the fields closest to the QD point to-
wards it while farther away they can point away
from the QD (Fig. 3(a)). The capacitive effect of
charge motion would be dominated by the closer
regions, consistent with lowering the chemical po-
tential, and indicating that the charge motion in-
ducing the transient relaxation can occur in the
SiO2 (region B). Because presence of the donors in
the Si does not significantly affect the relaxation,
this would suggest that any damage induced in the
SiO2 from the implant process (an anneal step is
performed to minimize damage) does not affect the
relaxation.
• When the device is first turned on, a depletion re-
gion must be formed in the substrate before elec-
trons can accumulate at the interface. With our
low-doped substrate, the depletion region is about
1 µm at equilibrium. In order to grow the deple-
tion region, electrons must be injected into the sub-
strate to neutralize the acceptor atoms. At low
temperatures, the substrate is frozen out (insulat-
ing), so it is possible that the rate at which the de-
pletion region can respond to large voltage swings
is limited due to electrons tunneling through the
substrate from the implanted ohmic regions18,19.
This mechanism would induce transients lowering
the chemical potential for sudden positive voltage
changes, which is consistent with normal operations
during device turn on after cooling down. This
is independent of any deliberate donor implanta-
tion performed, and would exist in all devices. The
magnitude of the effect may be dependent on the
amount of area enclosed by positive voltages (size
of QD and reservoir gates). In addition, SOI-based
devices may suppress this effect as the depletion
region is significantly reduced compared to bulk-
Si based devices, so there are fewer background
dopants to equilibrate.
Discrete Shifts: The large discrete shifts observed in
the QD chemical potential (device DB at hours 75 and
110, device DC at hours 45 and 58, device DE at hour
280, device DF at hours 8, 40, 52, and 80) are also all a
lowering of the QD chemical potential. Note that discrete
shifts are observed in both implanted and non-implanted
devices. If an electron tunnels between two isolated in-
terface trap sites, the observed shifts would be caused
by an electron tunneling away from the QD. However,
the electric field would detune two trap sites such that
there would be a larger probability of electrons tunnel-
ing toward the QD (assuming a random distribution of
trap levels in both space and energy), contrary to our ob-
servations. The discrete jumps in our devices are more
likely to be caused by isolated interface electrons tunnel-
ing to the leads either directly or via cotunneling through
the QD, leaving behind an ionized hole trap in the SiO2.
One would expect these discrete transitions to saturate,
similar to the transient behavior, after some time scale.
However, the individual jumps present are separated by
> 10 hours, and there are not enough discrete transitions
to gather statistics and define a time scale for saturation.
As with the transient behavior, the discrete features are
observed in both implanted and non-implanted devices,
suggesting a mechanism intrinsic to the MOS system and
not the implant parameters.
Local Fluctuations: In between the transient and dis-
crete shifts in the chemical potential, the chemical poten-
tial drift is stable about a mean value. The fluctuations
about this mean are presumably caused by metastable
charge fluctuations in the device. We compute both the
standard deviation σ0 and the spectral density of these
local fluctuations. The data used in these calculations
are indicated by the high-lighted regions of Fig. 2(b-g).
Since there may still be some slow transient behavior in
these regions, a quadratic background is removed before
the analysis. The spectral density is computed by the
Fourier transform of the fluctuations, which are shown
in Fig. 4. Power law fits of the form Sµ = σβ [1 Hz/f ]
β
are applied to each spectrum (extracted parameters are
in Table I) and reveal that all devices (both implanted
and non-implanted) except DA exhibit a 1/f noise de-
pendence (device DB has β slightly higher than 1, which
may be due to a quadratic background not being suffi-
cient to describe the residual slow drift). In MOS sys-
tems, one typically observes 1/f noise, whose origin can
be attributed to an ensemble of a random distribution
of two-level fluctuators20. Since fluctuators are temper-
ature dependent16, this model would predict an increase
in the noise strength as temperature increases, which has
been observed in GaAs and Si-based QD systems2,21. In
Fig. 3(b), the variance of the chemical potential drift σ0
for each device is plotted against their electron temper-
atures. While direct comparison of the noise strength
between different devices introduces unknown errors due
to differences in specific disorder configurations in each
device, a monotonic increase in noise is observed over the
sample set of five devices. The standard deviation in the
charge offset drift eσ0/EC and the spectral noise strength
σβ also exhibit a monotonic increase with temperature.
We note that shot noise, Johnson noise, and instrument
noise for these measurements are estimated to combine
for, at most, a contribution of 0.04 µeV2/Hz, which is
well below the levels measured.
To improve the performance of a QD qubit system, it is
important to minimize the charge noise. The charge noise
measured in QD qubit systems is often of 1/f nature, and
the best reported values of the noise strength
√
σ1 (where
σ1 = σβ for β = 1) have been in the range of 1-10 µeV at
1 Hz at temperatures of ∼ 0.1 K for unimplanted GaAs,
Si/SiGe, and Si-MOS devices2,3,21. At similar tempera-
tures, we measure for device DC
√
σ1 = 1 µeV, which
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FIG. 4. Power spectral density of the chemical potential drift for all devices, excluding DD. The dotted lines are power law
fits, which are tabulated in Table I.
lines up very well with this strength. The process of in-
tentionally introducing donors near the QD does not sig-
nificantly degrade the charge noise characteristics, and
in fact the noise strength is similar to non-implanted
MOS devices as well as nominally cleaner SiGe and GaAs
devices2,3.
For device DA, the increased low frequency noise is
due to a dominant two-level-fluctuator present. Since
the QDs are zero-dimensional objects and only sam-
ple a relatively small spatial distrubtion of fluctuators,
one can expect that there is a reasonable chance for a
dominant fluctuator to exist that will skew the random
distribution of fluctuators that produces the 1/f noise.
The noise spectrum of a symmetric two-level fluctua-
tor is SsTLF ∝ [f2c + (2pif)2]−1, where fc defines the
corner frequency separating a low frequency f0 depen-
dence and a high frequency f−2 dependence and charac-
terizes the fluctuator time-scale22. The power-law fit to
the spectrum for device DA omits frequencies less than
2 × 10−5 Hz (equivalent to time-scales of 1/fc = 13 hrs
which is consistent with Fig. 2(b)) to characterize the
noise roll-off. We find β = 2.65, which is greater than
the expected value of 2. This may be an artifact of the
FFT as the time domain data indicates that the nature
of the fluctuator is changing over the course of the mea-
surement (fluctuator size is increasing with time). The
spectral density at 10−3 Hz for device DA is approach-
ing that of devices DC, DE, and DF, so one may expect
a return to 1/f behavior for slightly higher frequencies
than explored here.
The drift characteristics of device DD does not fit the
same characteristics as the rest of the devices. It ex-
hibits a much larger amplitude of drift, and the drift is
not monotonic as in the case of the transient decay. Nom-
inally, device DD is similar to device DC in materials and
the measurement temperature, with the differences being
the device design and the quantity of donor implants. We
rule out the influence of the differing device design, as the
noise characteristics in device DE (same design and sim-
ilar processing as device DD) are consistent with device
DC. The other differing aspect is that device DD received
a donor implant density twice that of the other devices,
which, coupled with a larger implant window, resulted in
more than 3 times the donors being implanted. While the
other devices suggested that the implant process does not
significantly effect the noise characteristics, there may be
a threshold in the implant density or quantity for which
the noise does become detrimentally effected. It is also
possible that the measurement system for this device in-
troduced extra noise.
In summary, we have measured the low-frequency
charge offset drift characteristics of intentionally im-
planted Si-MOS QD devices. The devices have various
lithographic designs and implant parameters. In addition
to equilibrium noise features, non-equilibrium features in
the form of transient relaxation on the time scale of a
few days and also discrete charge reconfigurations are
present. However, these non-equilibrium features are not
dependent on the donor implants. We note that the non-
equilibrium features were not observed in previously mea-
sured SOI based Si-MOS QD devices. The noise spec-
tra indicate 1/f noise in the low-frequency range, as ex-
pected in Si-MOS devices, and devices with implanted
donors exhibit noise magnitudes similar to best reported
values in unimplanted Si-MOS, SiGe, and GaAs. While
there may be a detrimental effect on noise for high im-
plant densities, modest implant densities provide a low-
noise QD system for which a coupled QD-donor qubit
can be accessed.
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7Appendix A: Device Fabrication
Phase 1 (silicon foundry): The initial material stack
is fabricated using a 0.35 µm silicon foundry process at
Sandia National Laboratories. The starting material is
a 150 mm diameter float zone 〈100〉 n-type silicon wafer
with a room temperature resistivity of > 10 kΩcm. The
two enriched silicon devices (DC and DD) start with a
p-type float zone substrate with a 0.7 µm thick epitax-
ial 28Si (500ppm 29Si) layer. A 35 nm thermal silicon
oxide is grown at 900◦C with dichloroethene (DCE) fol-
lowed by a 30 min, 900◦C N2 anneal. The next layer
deposited is a 200 nm amorphous silicon layer followed
by a 5×1015 cm−2, 35 keV arsenic implant at 0◦ tilt. The
amorphous layers are crystallized later in the process flow
to form a degenerately doped poly-silicon electrode. In
the silicon foundry, the poly-Si is patterned and etched
into a large scale region, a construction zone around
100 × 100 µm2 in size, that will later be patterned us-
ing e-beam lithography to form the nanostructure. After
etching, ohmic implants are formed using optical lithog-
raphy and implantation of As at 3×1015 cm−2 density at
100 keV. An oxidation anneal of 900◦C for 13 min and an
N2 soak at 900
◦C for 30 min follow the implant step and
serves the multiple purposes of crystallizing, activating
and uniformly diffusing the dopants in the poly-Si while
also forming a SiO2 layer (10-25 nm) on the surface of
the poly-Si. This SiO2 layer forms the first part of the
hard mask layer used for the nanostructure etch in the
construction zone. The second part of the hard mask is
a 35 nm Si3N4 layer. An 800 nm thick field oxide is sub-
sequently deposited using low pressure chemical vapor
deposition (CVD) with tetraethoxysilane (TEOS) (this
step is done by high density plasma CVD for the 28Si de-
vices). The field oxide is planarized using chemical me-
chanical polishing (CMP) leaving approximately 500 nm
over the silicon and 300 nm over the poly-Si. Vias are
etched to the conducting poly-Si and n+ ohmics at the
silicon surface. The vias are filled with Ti/TiN/W/TiN.
The tungsten is a high contrast alignment marker for sub-
sequent e-beam lithography steps. Large, approximately
100×100 µm2 windows aligned to the construction zones
are then etched in the field oxide to expose the underlying
hardmask and poly-Si construction zone for nanostruc-
ture patterning. The last processing step for the devices
in the silicon foundry is a 450◦C forming gas anneal for
90 min.
Phase 2 (nano-micro fabrication facility): The wafers
are removed from the silicon foundry and subsequently
diced into smaller parts, leading to 10 mm× 11 mm die,
each containing 4 complete QD devices. The nanostruc-
tures are patterned using electron beam lithography and
a thinned ZEP resist. The pattern is transferred with
a two-step etch process. First, the SiN and SiO2 hard
mask layers are etched with a CF4 dry etch, and an O2
clean then strips the resist in-situ. The second etch step
is to form the poly-Si electrodes, which is done with an
HBr dry etch in the same chamber. The poly-Si etch is
monitored using end-point detection in a large scale etch
feature away from the active regions of the device. Wet
acetone and dry O2 cleans are used to strip the residual
resist after the poly-silicon nanostructure formation. Af-
ter the wet strips of the tungsten vias, a lift-off process
is used for aluminum formation of bond pads to contact
the ohmics and poly-silicon electrodes. The last step is
a 400◦C, 30 minute forming gas anneal. For devices that
are implanted with donors near the QD region, a second
e-beam lithography and implant step was done. After
the implant step (parameters provided in the main text),
the photoresist was stripped with acetone and then the
metal and residual organics were stripped from the sur-
face using peroxide and RCA cleans, and then a dopant
activation anneal was performed with the parameters in-
dicated in the main text. The device was subsequently
metallized using an Al lift-off process.
Final material stack in the QD region is Si / 35 nm
SiO2 / 200 nm poly-Si / 10−25 nm SiO2 / 35 nm Si3N4.
1W. A. Coish and D. Loss, Physical Review B 72, 125337 (2005).
2O. Dial, M. D. Shulman, S. P. Harvey, H. Bluhm, V. Umansky,
and A. Yacoby, Physical review letters 110, 146804 (2013).
3K. Eng, T. D. Ladd, A. Smith, M. G. Borselli, A. A. Kiselev,
B. H. Fong, K. S. Holabird, T. M. Hazard, B. Huang, P. W.
Deelman, et al., Science advances 1, e1500214 (2015).
4N. M. Zimmerman, W. H. Huber, B. Simonds, E. Hourdakis,
A. Fujiwara, Y. Ono, Y. Takahashi, H. Inokawa, M. Furlan, and
M. W. Keller, Journal of Applied Physics 104, 033710 (2008).
5N. M. Zimmerman, C.-H. Yang, N. S. Lai, W. H. Lim, and A. S.
Dzurak, Nanotechnology 25, 405201 (2014).
6J. T. Muhonen, J. P. Dehollain, A. Laucht, F. E. Hudson,
R. Kalra, T. Sekiguchi, K. M. Itoh, D. N. Jamieson, J. C. McCal-
lum, A. S. Dzurak, et al., Nature nanotechnology 9, 986 (2014).
7P. Harvey-Collard, N. T. Jacobson, M. Rudolph, J. Dominguez,
G. A. T. Eyck, J. R. Wendt, T. Pluym, J. K. Gamble, M. P. Lilly,
M. Pioro-Ladrie`re, et al., arXiv preprint arXiv:1512.01606v2
(2017).
8M. Rudolph, P. Harvey-Collard, R. Jock, N. Jacobson, J. Wendt,
T. Pluym, J. Dominguez, G. Ten-Eyck, R. Manginell, M. Lilly,
et al., arXiv preprint arXiv:1705.05887 (2017).
9S. K. Gorman, M. A. Broome, J. G. Keizer, T. F. Watson, S. J.
Hile, W. J. Baker, and M. Y. Simmons, New Journal of Physics
18, 053041 (2016).
10E. Bielejec, J. Seamons, and M. Carroll, Nanotechnology 21,
085201 (2010).
11M. Singh, J. Pacheco, D. Perry, E. Garratt, G. Ten Eyck,
N. Bishop, J. Wendt, R. Manginell, J. Dominguez, T. Pluym,
et al., Applied Physics Letters 108, 062101 (2016).
12L. A. Tracy, E. Hwang, K. Eng, G. Ten Eyck, E. Nordberg,
K. Childs, M. S. Carroll, M. P. Lilly, and S. D. Sarma, Physical
Review B 79, 235307 (2009).
13U. Meirav, M. A. Kastner, and S. J. Wind, Physical Review
Letters 65, 771 (1990).
14L. DiCarlo, H. J. Lynch, A. C. Johnson, L. I. Childress, K. Crock-
ett, C. M. Marcus, M. P. Hanson, and A. C. Gossard, Physical
Review Letters 92, 226801 (2004).
15J. Elzerman, R. Hanson, J. Greidanus, L. W. Van Beveren,
S. De Franceschi, L. Vandersypen, S. Tarucha, and L. Kouwen-
hoven, Physical Review B 67, 161308 (2003).
16F. Beaudoin and W. A. Coish, Physical Review B 91, 165432
(2015).
17M. D. Stewart and N. M. Zimmerman, Applied Sciences 6, 187
(2016).
18E. Simoen and C. Claeys, Journal of Applied Physics 73, 3068
(1993).
819E. Simoen and C. Claeys, Journal of Applied Physics 73, 3074
(1993).
20S. Machlup, Journal of Applied Physics 25, 341 (1954).
21B. M. Freeman, J. S. Schoenfield, and H. Jiang, Applied Physics
Letters 108, 253108 (2016).
22J. Schriefl, Y. Makhlin, A. Shnirman, and G. Scho¨n, New Journal
of Physics 8, 1 (2006).
